

Serial-Port 16-Bit SoundPort Stereo Codec

AD1847

FEATURES

Single-Chip Integrated ∑∆ Digital Audio Stereo Codec Supports the Microsoft Windows Sound System* Multiple Channels of Stereo Input Analog and Digital Signal Mixing Programmable Gain and Attenuation On-Chip Signal Filters
Digital Interpolation and Decimation
Analog Output Low-Pass
Sample Rates from 5.5 kHz to 48 kHz
44-Lead PLCC and TQFP Packages
Operation from +5 V Supplies
Serial Digital Interface Compatible with ADSP-21xx
Fixed-Point DSP

PRODUCT OVERVIEW

The AD 1847 SoundPort® Stereo Codec integrates key audio data conversion and control functions into a single integrated circuit. The AD 1847 is intended to provide a complete, low cost, single-chip solution for business, game audio and multimedia applications requiring operation from a single +5 V supply. It provides a serial interface for implementation on a computer motherboard, add-in or PCM CIA card. See Figure 1 for an example system diagram.

*Windows Sound System is a registered trademark of Microsoft Corp. SoundPort is a registered trademark of Analog Devices, Inc.




Figure 1. Example System Diagram


External circuit requirements are limited to a minimal number of low cost support components. Anti-imaging DAC output filters are incorporated on-chip. Dynamic range exceeds 70 dB over the 20 kHz audio band. Sample rates from 5.5 kHz to 48 kHz are supported from external crystals.

The C odec includes a stereo pair of $\sum \Delta$ analog-to-digital converters (ADCs) and a stereo pair of $\sum \Delta$ digital-to-analog converters (DACs). Inputs to the ADC can be selected from four stereo pairs of analog signals: line 1, line 2, auxiliary ("aux") line #1, and post-mixed DAC output. A software-controlled programmable gain stage allows independent gain for each channel going into the ADC. The ADCs' output can be digitally mixed with the DACs' input.

The pair of 16-bit outputs from the ADCs is available over a serial interface that also supports 16-bit digital input to the DACs and control/status information. The AD1847 can accept and generate 16-bit twos-complement PCM linear digital data, 8-bit unsigned magnitude PCM linear data, and 8-bit $\mu\text{-law}$ or A-law companded digital data.

(Continued on page 7)

FUNCTIONAL BLOCK DIAGRAM



REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

® Analog Devices, Inc., 1996

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

AD1847-SPECIFICATIONS

STANDARD TEST CONDITIONS UNLESS OTHERWISE NOTED

T emperature	25	°C	DAC Output Conditions
Digital Supply (V _{DD})	5.0	V	0 dB Attenuation
Analog Supply (V _{CC})	5.0	V	Full-Scale Digital Inputs
Word Rate (F _S)	48	kHz	16-Bit Linear M ode
Input Signal	1007	Ηz	N o Output Load
Analog Output Passband	20	Hz to 20 kHz	M ute Off
FFT Size	4096		ADC Input Conditions
V _{IH}	2.4	V	0 dB Gain
V_{IL}	8.0	V	-3.0 dB Relative to Full Scale
V _{OH}	2.4	V	L ine Input
V _{OL}	0.4	V	16-Bit Linear M ode

ANALOG INPUT

	Min	Тур	Max	Units
Full-Scale Input Voltage (RM S Values Assume Sine Wave Input) Line1, Line2, AUX1, AUX2		1		V rms
	2.54	2.8	3.10	V p-p
Input Impedance Line1, Line2, AUX1, AUX2†	10			kΩ
Input Capacitance†		15		pF

PROGRAMMABLE GAIN AMPLIFIER—ADC

	Min	Тур	Мах	Units
Step Size (All Steps T ested, -30 dB Input) PGA Gain Range Span†	1.10 21.0	1.5	1.90 24.0	dB dB

AUXILIARY INPUT ANALOG AMPLIFIERS/ATTENUATORS

	Min	Тур	Max	Units
Step Size (+12 dB to -28.5 dB, Referenced to DAC Full Scale)	1.3	1.5	1.7	dB
(-30 dB to -34.5 dB, Referenced to DAC Full Scale)	1.1	1.5	1.9	dB
Input Gain/Attenuation Range Span†	45.5		47.5	dB
AUX Input Impedance†	10			kΩ

DIGITAL DECIMATION AND INTERPOLATION FILTERS†

1	Min	Max	Units
Passband	0	$0.4 imes F_{S}$	Hz
Passband Ripple	-0.1	+0.1	dB
Transition Band	$0.4 imes F_{S}$	$0.6 \times F_S$	Hz
Stopband	$0.6 \times F_{S}$	∞	Ηz
Stopband Rejection	74		dB
Group Delay		30/F _S	
Group Delay Variation Over Passband		0	μς

-2- REV. B

ANALOG-TO-DIGITAL CONVERTERS

	Min	Тур	Max	Units
Resolution		16		Bits
Dynamic Range (-60 dB Input, THD+N Referenced to Full Scale, A-Weighted)	70			dB
THD+N (Referenced to Full Scale)			0.040	%
			-68	dB
Signal-to-Intermodulation Distortion†		83		dB
ADC Crosstalk†				
Line Inputs (Input L , Ground R , Read R ; Input R , Ground L , Read L)			-80	dB
Line1 to Line2 (Input Line1, Ground and Select Line2, Read Both Channels)			-80	dB
Line to AUX1			-80	dB
Line to AUX 2			-80	dB
Line to DAC			-80	dB
Gain Error (Full-Scale Span Relative to V _{REFI})			± 10	%
Interchannel Gain Mismatch (Difference of Gain Errors)			± 0.2	dB
DC Offset			±55	LSB

DIGITAL-TO-ANALOG CONVERTERS

	Min	Тур	Max	Units
Resolution		16		Bits
Dynamic Range (-60 dB Input, THD +N Referenced to Full Scale, A-Weighted)	76			dB
HD+N (Referenced to Full Scale)			0.025	%
			-72	dB
ignal-to-Intermodulation Distortion†		86		dB
Gain Error (Full-Scale Span Relative to V _{REFI})			± 10	%
nterchannel Gain Mismatch (Difference of Gain Errors)			± 0.2	dB
AC Crosstalk† (Input L, Zero R, M easure R_OUT; Input R, Zero L, M easure L_OUT)			-80	dB
otal Out-of-Band Energy† (M easured from $0.6 \times F_S$ to 100 kHz)			-50	dB
Audible Out-of-Band Energy (M easured from $0.6 \times F_S$ to 22 kHz, T ested at $F_S = 5.5$ kHz)			-55	dB

DAC ATTENUATOR

	Min	Тур	Max	Units
Step Size (0 dB to -22.5 dB) (T ested at Steps 0 dB, -19.5)	1.3	1.5	1.7	dB
Step Size (-24 dB to -94 dB)	1.0	1.5	2.0	dB
Output Attenuation Range Span†	-93		95	dB

DIGITAL MIX ATTENUATOR

	Min	Тур	Max	Units
Step Size (0 dB to -22.5 dB) (T ested at Steps 0 dB, -19.5)	1.3	1.5	1.7	dB
Step Size (-24 dB to -94 dB)	1.0	1.5	2.0	dB
Output Attenuation Range Span†	-93.5		95.5	dB

ANALOG OUTPUT

	Min	Тур	Мах	Units
Full-Scale Line Output Voltage		0.707		V rms
$V_{REFI} = 2.35*$	1.80	2	2.20	V p-p
Line Output Impedance†			600	Ω
External Load Impedance	10			kΩ
Output Capacitancet			15	pF
External Load Capacitance			100	pF
V _{REF} (Clock Running)	2.00		2.50	, v
V _{REF} Current Drive		100		μА
V _{REFI}		2.35		į v
M ute Attenuation of 0 dB			-80	dB
Fundamental† (LOUT)				
M ute C lick†			8	mV
(M uted O utput M inus U nmuted				
Midscale DAC Output()				

^{*}F ull-scale line output voltage scales with V $_{REF}$ (e.g., V $_{OUT}$ (typ) – 2.0 V \times (V $_{REF}/2.35)). †Guaranteed, N ot T ested.$

REV. B -3-

SYSTEM SPECIFICATIONS

	Min	Тур	Max	Units
System Frequency Responset		±0.3		dB
(Line In to Line Out, 20 Hz to 20 kHz)				
Differential Nonlinearity†			± 1/2	Bit
Phase Linearity Deviation†		1		D egrees

STATIC DIGITAL SPECIFICATIONS

	Min	Мах	Units
High Level Input Voltage (V _{IH})			
Digital Inputs	2.0		V
XTAL 1/2I	2.4		V
Low Level Input Voltage (V _{II})		0.8	V
High Level Output Voltage $(V_{OH})I_{OH} = 1 \text{ mA}$	2.4	V_{DD}	V
Low Level Output Voltage $(V_{OL}) I_{OL} = 4 \text{ mA}$		0.4	V
Input Leakage Current (GO/NOGO Tested)	-10	+10	μΑ
Output Leakage Current (GO/NOGO Tested)	-10	+10	μA

TIMING PARAMETERS (Guaranteed Over Operating Temperature Range)

	Min	Тур	Max	Units
Serial Frame Sync Period (t ₁)		1/0.5 F _S	=	μs
Clock to Frame Sync [SDFS] Propagation Delay (tpp1)			20	ns
Data Input Setup Time (t _s)	15			ns
Data Input Hold Time (t _H)	15			ns
Clock to Output Data Valid (t _{DV})			25	ns
Clock to Output Three-State [High-Z] (t _{HZ})			20	ns
Clock to Time Slot Output [TSO] Propagation Delay (tpD2)			20	ns
RESET and PWRDOWN Lo Pulse Width (t _{RPWL})	100			ns

POWER SUPPLY

	Min	Max	Units
Power Supply Range - Digital & Analog	4.75	5.25	V
Power Supply Current – Operating (10 k Ω Line Out Load)		140	mA
Analog Supply Current – Operating (10 kΩ Line Out Load)		70	mA
Digital Supply Current – Operating (10 kΩ Line Out Load)		70	mA
Analog Power Supply Current – Power Down		400	μΑ
Digital Power Supply Current – Power Down		400	μA
Power Dissipation – Operating (Current \times Nominal Supply)		750	mW
Power Dissipation – Power Down (Current × Nominal Supply)		4	mW
Power Supply Rejection (@ 1 kH z)†			
(At Both Analog and Digital Supply Pins, ADCs)	45		dB
(At Both Analog and Digital Supply Pins, DACs)	55		dB

CLOCK SPECIFICATIONS†

Min	Max	Units
	27	MHz
	±10	%
	171	ms
	171	ms
	6	ms
	6	ms
	Min	27 ±10 171

 $\dagger G$ uaranteed, not tested.

-4- REV. B

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

Min	Max	Units
-0.3	6.0	V
-0.3	6.0	V
	±10.0	mA
-0.3		V
-0.3	(VD +) + 0.3	V
0	+70	°C
-65	+150	°C
	-0.3 -0.3 -0.3 -0.3	-0.3 6.0 -0.3 6.0 ±10.0 (VA+) + 0.3 -0.3 (VD+) + 0.3 0 +70

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

Model	Temperature	Package	Package
	Range	Description	Option*
AD 1847JP	0°C to +70°C	44-Lead PLCC	P-44A
AD 1847JST	0°C to +70°C	44-Lead TQFP	ST-44

^{*}P = PLCC; ST = TQFP.

CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 1847 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




PINOUTS

44-Lead PLCC

XTAL10 CLKOUT XTAL20 XTAL21 GNDD SCLK SDI V_{DD} 6 5 4 3 2 1 44 43 42 41 40 TSO 39 v_{DD} GNDD TSI 8 9 XCTL1 V_{DD} 36 GNDD 10 XCTL0 RESET 35 GNDD AD1847JP PWRDOWN **Top View** 34 V_{DD} (Not to Scale) 33 вм v_{cc} 32 GNDA L_AUX2 31 15 R_AUX2 VREFI L_OUT V_{REF} 29 N/C R LINE1 17 18 19 20 21 22 23 24 25 26 27 28 R_AUX1 GNDA LFILT L_AUX1 R_OUT N/C = NO CONNECT

44-Lead TQFP



REV. B -5-

PIN DESCRIPTIONS Parallel Interface

Pin Name	PLCC	TQFP	I/O	Description
SCLK SDFS	6	39	1/0	Serial Clock. SCLK is a bidirectional signal that supplies the clock as an output to the serial bus when the Bus M aster (BM) pin is driven HI and accepts the clock as an input when the BM pin is driven LO. The serial clock output is fixed at 12.288 MHz when XTAL1 is selected, and 11.2896 MHz when XTAL2 is selected. SCLK runs continuously. An AD 1847 should always be configured as the serial bus master unless it is a slave in a daisy-chained multiple codec system. Serial D ata F rame Sync. SDFS is a bidirectional signal that supplies the frame synchronization signal as an output to the serial bus when the Bus M aster (BM) pin is driven HI
				and accepts the frame synchronization signal as an input when the BM pin is driven LO. The SDFS frequency powers up at one half of the AD 1847 sample rate (i.e., FRS bit = 0) with two samples per frame and can be programmed to match the sample rate (i.e., FRS bit = 1) with one sample per frame. An AD 1847 should always be configured as the serial bus master unless it is a slave in a daisy-chained multiple codec system.
SDI	4	42	I	Serial D ata Input. SDI is used by peripheral devices such as the host CPU or a DSP to supply control and playback data information to the AD 1847. All control and playback transfers are 16 bits long, MSB first.
SDO	5	43	0	Serial D ata Output. SDO is used to supply status/index readback and capture data information to peripheral devices such as the host CPU or a DSP. All status/index readback and capture data transfers are 16 bits long, MSB first. Three-state output driver.
RESET	11	5	ı	Reset. The \overline{RESET} signal is active LO. The assertion of this signal will initialize the on-chip registers to their default values. See the "Control Register Definitions" section for a description of the contents of the control registers after \overline{RESET} is deasserted.
PWRDOWN	12	6	ı	Powerdown. The $\overline{\mathrm{PWRDOWN}}$ signal is active LO. The assertion of this signal will reset the on-chip control registers (identically to the $\overline{\mathrm{RESET}}$ signal) and will also place the AD 1847 in a low power consumption mode. V_{RFF} and all analog circuitry are disabled.
ВМ	33	27	I	Bus M aster. The assertion (HI) of this signal indicates that the AD 1847 is the serial bus master. The AD 1847 will then supply the serial clock (SCLK) and the frame sync (SDFS) signals for the serial bus. One and only one AD 1847 should always be configured as the serial bus master. If BM is connected to logic LO, the AD 1847 is configured as a bus slave, and will accept the SCLK and SDFS signals as inputs. An AD 1847 should only be configured as a serial bus slave when an AD 1847 serial bus master already exists, in daisy-chained multiple codec systems.
TSO	7	1	0	Time Slot Output. This signal is asserted HI by the AD 1847 coincidentally with the LSB of the last time slot used by the AD 1847. Used in daisy-chained multiple codec systems.
TSI	8	2	I	Time Slot Input. The assertion of this signal indicates that the AD 1847 should immediately use the next three time slots (TSSEL = 1) or the next six time slots (TSSEL = 0) and then activate the TSO pin to enable the next device down the TDM chain. TSI should be driven LO when the AD 1847 is the bus master or in single codec systems. Used in daisy-chained multiple codec systems.
CLKOUT	44	38	0	Clock Output. This signal is the buffered version of the crystal clock output and the frequency is dependent on which crystal is selected. This pin can be three-stated by driving the BM pin LO or by programming the CLKTS bit in the Pin Control Register. See the "Control Registers" section for more details. The CLKOUT frequency is 12.288 MHz when XTAL1 is selected and 16.9344 MHz when XTAL2 is selected.

Analog Signals

Pin Name	PLCC	TQFP	I/O	Description
L LINE1	23	17	ı	Left Line Input #1. Line level input for the #1 left channel.
R ^T LINE1	17	11	1	Right Line Input #1. Line level input for the #1 right channel.
L LINE2	22	16	1	Left Line Input #2. Line level input for the #2 left channel.
R ^T LINE2	18	12	1	Right Line Input #2. Line level input for the #2 right channel.
L AUX1	26	20		Left Auxiliary Input #1. Line level input for the AUX1 left channel.
R¯AUX1	27	21	1	Right Auxiliary Input #1. Line level input for the AUX1 right channel.
L AUX2	32	26	1	Left Auxiliary Input #2. Line level input for the AUX2 left channel.
R¯AUX2	31	25	1	Right Auxiliary Input #2. Line level input for the AUX2 right channel.
LOUT	30	24	0	Left Line Output. Line level output for the left channel.
R_OUT	28	22	0	Right Line Output. Line level output for the right channel.

-6- REV. B

Miscellaneous

Pin Name	PLCC	TQFP	I/O	Description
XTAL1I	40	34	1	24.576 M H z C rystal #1 Input.
XTAL10	41	35	0	24.576 MHzCrystal #1 Output.
XTAL2I	42	36	1	16.9344 M H z C rystal #2 Input.
XTAL2O	43	37	0	16.9344 M H z C rystal #2 O utput.
XCTL1:0	37 & 36	31 & 30	0	External Control. These TTL signals reflect the current status of register bits inside the AD 1847. They can be used for signaling or to control external logic.
V_{REF}	16	10	0	Voltage Reference. Nominal 2.25 volt reference available externally as a voltage datum for dc-coupling and level-shifting. $V_{\rm REF}$ should not have any signal dependent load.
V_{REFI}	15	9	1	Voltage Reference Internal. Voltage reference filter point for external bypassing only.
L_FILT	21	15	1	Left C hannel Filter C apacitor. This pin requires a 1.0 μF capacitor to analog ground for proper operation.
R_FILT	19	13	1	Right Channel Filter Capacitor. This pin requires a 1.0 μF capacitor to analog ground for proper operation.
NC	29	23		N o C onnect. D o not connect.

Power Supplies

Pin Name	PLCC	TQFP	I/O	Description
V_{cc}	13 & 25	7 & 19	I	Analog Supply Voltage (+5 V).
GNDA	14, 20, 24	8, 14, 18	1	A nalog G round.
V_{DD}	2, 9, 34, 39	40, 3, 28, 33	1	Digital Supply Voltage (+5 V).
GNDD	3, 10, 35, 38	41, 4, 29, 32	1	Digital Ground.

(Continued from page 1)

The $\sum\Delta$ DACs are preceded by a digital interpolation filter. An attenuator provides independent user volume control over each DAC channel. Nyquist images are removed from the DACs' analog stereo output by on-chip switched-capacitor and continuous-time filters. Two stereo pairs of auxiliary line-level inputs can also be mixed in the analog domain with the DAC output.

The AD 1847 serial data interface uses a Time Division Multiplex (TDM) scheme that is compatible with DSP serial ports configured in Multi-Channel Mode with 32 16-bit time slots (i.e., SPORT 0 on the ADSP-2101, ADSP-2115, etc.).

AUDIO FUNCTIONAL DESCRIPTION

This section overviews the functionality of the AD 1847 and is intended as a general introduction to the capabilities of the device. As much as possible, detailed reference information has been placed in "Control Registers" and other sections. The user is not expected to refer repeatedly to this section.

Analog Inputs

The AD 1847 SoundPort Stereo C odec accepts stereo line-level inputs. All inputs should be capacitively coupled (ac-coupled) to the AD 1847. LINE1, LINE2, and AUX1, and post-mixed DAC output analog stereo signals are multiplexed to the internal programmable gain amplifier (PGA) stage.

The PGA following the input multiplexer allows independent selectable gains for each channel from 0 to 22.5 dB in +1.5 dB steps. The C odec can operate either in a global stereo mode or in a global mono mode with left-channel inputs appearing at both channel outputs.

Analog Mixing

AUX1 and AUX2 analog stereo signals can be mixed in the analog domain with the DAC output. Each channel of each auxiliary analog input can be independently gained/attenuated from +12 dB to -34.5 dB in -1.5 dB steps or completely muted. The post-mixed DAC output is available on L_OUT and R_OUT externally and as an input to the ADCs.

Even if the AD 1847 is not playing back data from its DACs, the analog mix function can still be active.

Analog-to-Digital Datapath

The $\Sigma\Delta$ ADCs incorporate a proprietary fourth-order modulator. A single pole of passive filtering is all that is required for antialiasing the analog input because of the ADC's high 64 times oversampling ratio. The ADCs include digital decimation filters that low-pass filter the input to $0.4 \times F_s$. (" F_s " is the word rate or "sampling frequency.") ADC input overrange conditions will cause status bits to be set that can be read.

Digital-to-Analog Datapath

The $\Sigma\Delta$ DACs contain a programmable attenuator and a low-pass digital interpolation filter. The anti-imaging interpolation filter oversamples and digitally filters the higher frequency images. The attenuator allows independent control of each DAC channel from 0 dB to –94.5 dB in 1.5 dB steps plus full mute. The DACs' $\Sigma\Delta$ noise shapers also oversample and convert the signal to a single-bit stream. The DAC outputs are then filtered in the analog domain by a combination of switched-capacitor and continuous-time filters. These filters remove the very high frequency components of the DAC bitstream output. No external components are required.

REV. B -7-

C hanges in DAC output attenuation take effect only on zero crossings of the digital signal, thereby eliminating "zipper" noise on playback. Each channel has its own independent zero-crossing detector and attenuator change control circuitry. A timer guarantees that requested volume changes will occur even in the absence of an input signal that changes sign. The time-out period is 8 milliseconds at a 48 kHz sampling rate and 48 milliseconds at an 8 kHz sampling rate. (Time-out [ms] \approx 384/F $_{\rm S}$ [kHz]).

Digital Mixing

Stereo digital output from the ADCs can be mixed digitally with the input to the DACs. Digital output from the ADCs going out of the serial data port is unaffected by the digital mix. Along the digital mix datapath, the 16-bit linear output from the ADCs is attenuated by an amount specified with control bits. Both channels of the monitor data are attenuated by the same amount. (Note that internally the AD1847 always works with 16-bit PCM linear data, digital mixing included; format conversions take place at the input and output.)

Sixty-four steps of -1.5 dB attenuation are supported to -94.5 dB. The digital mix datapath can also be completely muted, preventing any mixing of the digital input with the digital output. Note that the level of the mixed signal is also a function of the input PGA settings, since they affect the ADCs' output.

The attenuated digital mix data is digitally summed with the DAC input data prior to the DACs' datapath attenuators. The digital sum of digital mix data and DAC input data is clipped at plus or minus full scale and does not wrap around. Because both stereo signals are mixed before the output attenuators, mix data is attenuated a second time by the DACs' datapath attenuators.

Analog Outputs

A stereo line-level output is available at external pins. Other output types such as headphone and speaker must be implemented in external circuitry. The stereo line-level outputs should be capacitively coupled (ac-coupled) to the external circuitry. Each channel of this output can be independently muted. When muted, the outputs will settle to a dc value near V_{REF} , the midscale reference voltage.

Digital Data Types

The AD1847 supports four global data types: 16-bit twoscomplement linear PC M , 8-bit unsigned linear PC M , companded $\mu\text{-law},$ and 8-bit companded A-law, as specified by control register bits. Eight-bit data is always left-justified in 16-bit fields; in other words, the M SBs of all data types are always aligned; in yet other words, full-scale representations in all four formats correspond to equivalent full-scale signals. The eight least significant bit positions of 8-bit data in 16-bit fields are ignored on digital input and zoned on digital output (i.e., truncated).

The 16-bit PCM data format is capable of representing 96 dB of dynamic range. Eight-bit PCM can represent 48 dB of dynamic range. Companded $\mu\text{-law}$ and A-law data formats use nonlinear coding with less precision for large-amplitude signals. The loss of precision is compensated for by an increase in dynamic range to 64 dB and 72 dB, respectively.

On input, 8-bit companded data is expanded to an internal linear representation, according to whether μ -law or A-law was

specified in the C odec's internal registers. Note that when μ -law compressed data is expanded to a linear format, it requires 14 bits. A-law data expanded requires 13 bits.




Figure 2. A-Law or μ-Law Expansion

When 8-bit companding is specified, the ADCs' linear output is compressed to the format specified.




Figure 3. A-Law or μ-Law Compression

N ote that all format conversions take place at input or output. Internally, the AD 1847 always uses 16-bit linear PCM representations to maintain maximum precision.

Power Supplies and Voltage Reference

The AD 1847 operates from +5 V power supplies. Independent analog and digital supplies are recommended for optimal performance though excellent results can be obtained in single-supply systems. A voltage reference is included on the C odec and its 2.25 V buffered output is available on an external pin (V_{REF}). The reference output can be used for biasing op amps used in dc coupling. The internal reference must be externally bypassed to analog ground at the V_{REF1} pin, and must not be used to bias external circuitry.

Clocks and Sample Rates

The AD 1847 operates from two external crystals, XTAL1 and XTAL2. The two crystal inputs are provided to generate a wide range of sample rates. The oscillators for these crystals are on the AD 1847, as is a multiplexer for selecting between them. They can be overdriven with external clocks by the user, if so desired. At a minimum, XTAL1 must be provided since it is selected as the reset default. If XTAL2 is not used, the XTAL2 input pin should be connected to ground. The recommended crystal frequencies are 16.9344 MHz and 24.576 MHz. From them, the following sample rates can be selected: 5.5125, 6.615, 8, 9.6, 11.025, 16, 18.9, 22.05, 27.42857, 32, 33.075, 37.8, 44.1, 48 kHz.

CONTROL REGISTERS Control Register Mapping

The AD 1847 has six 16-bit and thirteen 8-bit on-chip useraccessible control registers. Control information is sent to the AD 1847 in the 16-bit Control Word. Status information is sent from the AD 1847 in the 16-bit Status W ord. Playback D ata and Capture Data each have two 16-bit registers for the right and left channels. Additional 8-bit Index Registers are accessed via indirect addressing in the AD 1847 Control Word. [Index Registers are reached with indirect addressing.] The contents of an indirect addressed Index Register may be readback by the host CPU or DSP (during the Status Word/Index Readback time slot) by setting the Read Request (RREQ) bit in the Control Word. Note that each 16-bit register is assigned its own time slot, so that the AD 1847 always consumes six 16-bit time slots. Figure 4 shows the mapping of the Control Word, Status Word/ Index Readback and D at a registers to time slots when TSSEL = 0. TSSEL = 0 is used when the SDI and SDO pins are tied together (i.e., "1-wire" system). This configuration is efficient in terms of component interconnect (one bidirectional wire for serial data input and output), but inefficient in terms of time slot usage (six slots consumed on single bidirectional Time Division M ultiplexed [T D M] serial bus). When T SSEL = 0, serial data input to the AD 1847 occurs sequentially with serial data output from the AD 1847 (i.e., Control Word, Left Playback and Right Playback data is received on the SDI pin, then the Status Word/ Index Readback, Left Capture and Right Capture data is transmitted on the SDO pin).

Slot	Register Name (16-Bit)
0	Control Word Input
1	Left Playback Data Input
2	Right Playback Data Input
3	Status Word/Index Readback Output
4	L eft Capture Data Output
5	Right Capture Data Output

Figure 4. Control Register Mapping with TSSEL = 0

Figure 5 shows the mapping of the C ontrol W ord, Status W ord/ Index R eadback and D ata registers to time slots when T SSEL = 1. N ote that the six 16-bit registers "share" three time slots. T SSEL = 1 is used when the SDI and SDO pins are independent inputs and output (i.e., "2-wire" system). T his configuration is inefficient in terms of component interconnect (two unidirectional wires for serial data input and output), but efficient in terms of time slot usage (three slots consumed on each of two unidirectional TDM serial buses). When T SSEL = 1, serial data input to the AD 1847 occurs concurrently with serial data output from the AD 1847 (i.e., C ontrol W ord reception on the SDI pin occurs simultaneously with Status W ord/Index Readback transmission on the SDO pin).

Slot	Register Name (16-Bit)
0	Control Word Input
1	Left Playback Data Input
2	Right Playback Data Input
0	Status Word/Index Readback Output
1	Left Capture Data Output
2	Right Capture Data Output

Figure 5. Control Register Mapping with TSSEL = 1

An Index Register readback request to an invalid index address (11, 14 and 15) will return the contents of the Status Word. Attempts to write to an invalid index address (11, 14 and 15) will have no effect on the AD 1847. As mentioned above, the RREQ bit of the Control Word is used to request Status Word output or Index Register readback output during either time slot 3 (TSSEL = 0) or time slot 0 (TSSEL = 1). RREQ is set for Index Register readback output, and reset for Status Word output. When Index Register readback is requested, the Index Readback bit format is the same as the Control Word bit format. All status bits are updated by the AD 1847 before a new Control Word is received (i.e., at frame boundaries). Thus, if TSSEL = 0 and the Control Word written at slot 0 causes some status bits to change, the change will show up in the Status Word transmitted at slot 3 of the same sample.

REV. B -9-

Control Word (16-Bit)

Data 15	Data 14	Data 13	Data 12	Data 11	Data 10	Data 9	Data 8
CLOR	МСЕ	RREQ	res	IA3	IA2	IA1	IA0
Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0

- DATA7:0 Index Register Data. These bits are the data for the desired AD1847 Index Register referenced by the Index Address. Written by the host CPU or DSP to the AD1847.
- IA3:0 Index Register Address. These bits define the indirect address of the desired AD1847 Index Register. Written by the host CPU or DSP to the AD1847.
- RREQ Read Request. Setting this bit indicates that the current transfer is a request by the host CPU or DSP for readback of the contents of the indirect addressed Index Register. When this bit is set (RREQ = HI), the AD1847 will not transmit its Status W ord in the following Status W ord Index readback slot, but will instead transmit the data in the Index Register specified by the Index Address. Although the Index Readback is transmitted in the following Status W ord/Index Readback time slot, the format of the C ontrol W ord is used (i.e., CLOR, MCE, RREQ and the Index Register Address in the most significant byte, and the readback Index Register D ata in the least significant byte). When this bit is reset (RREQ = LO), the AD1847 will transmit its Status W ord in the following Status W ord Index Readback time slot.

A read request is serviced in the next available Index Readback time slot. If TSSEL = 0, the Index Register readback data is transmitted in slot 3 of the same sample. If TSSEL = 1, Index Register readback data is transmitted in slot 0 of the next sample. If TSSEL changes from 0 to 1, Index Register readback will occur twice, in slot 3 of the current sample, and slot 0 of the next. If TSSEL changes from 1 to 0, the last read request is lost.

- res Reserved for future expansion. Write zeros (LO) to all reserved bits.
- M C E M ode C hange Enable. This bit must be set (M C E = HI) whenever protected control register bits of the AD 1847 are changed. The D ata F ormat register, the M iscellaneous Information register, and the ACAL bit of the Interface C onfiguration register can N OT be changed unless this bit is set. The DAC outputs will be muted when M C E is set. The user must mute the AU X 1 and AU X 2 channels when this bit is set (no audio activity should occur). Written by the host C PU or D SP to the AD 1847. This bit is H I after reset.
- CLOR Clear Overrange. When this bit is set (CLOR = HI), the overrange bits in the Status Word are updated every sample. When this bit is reset (CLOR = LO), the overrange bits in the Status Word will record the largest overrange value. The largest overrange value is sticky until the CLOR bit is set. Written by the host CPU or DSP to the AD 1847. Since there can be up to 2 samples in the data pipeline, a change to CLOR may take up to 2 samples periods to take effect. This bit is HI after reset.

Immediately after reset, the contents of this register is: 1100 0000 0000 0000 (C 000h).

Left/Right Playback/Capture Data (16-Bit)

The data formats for Left Playback, Right Playback, Left Capture and Right Capture are all identical.

Data 15	Data 14	Data 13	Data 12	Data 11	Data 10	Data 9	Data 8
DATA15	DATA14	DATA13	DATA12	DATA11	DATA10	DATA9	DATA8
Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0

DATA15:0 Data Bits. These registers contain the 16-bit, MSB first data for capture and playback. The host CPU or DSP reads the capture data from the AD1847. The host CPU or DSP writes the playback data to the AD1847. For 8-bit linear or 8-bit companded modes, only DATA15:8 contain valid data; DATA7:0 are ignored during capture, and are zeroed during playback. M ono mode plays back the same audio sample on both left and right channels. M ono capture only captures data from the left audio channel. See "Serial Data Format" Timing Diagram.

Immediately after reset, the content of these registers is: 0000 0000 0000 0000 (0000h).

-10- REV. B

Status Word (16-Bit)

Data 15	Data 14	Data 13	Data 12	Data 11	Data 10	Data 9	Data 8
res	res	RREQ	res	ID3	ID2	ID1	ID0
Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
res	res	ORR1	ORR0	ORL1	ORL0	ACI	INIT

INIT Initialization. This bit is an indication to the host that frame syncs will stop and the serial bus will be shut down. INIT is set HI on the last valid frame. It is reset LO for all other frames. Read by the host CPU or DSP from the AD 1847.

The INIT bit is set HI on the last sample before the serial interface is inactivated. The only condition under which the INIT bit is set is when a different sample rate is programmed. If FRS = 0 (32 slots per frame, two samples per frame) and the sample rate is changed in the first sample of the 32 slot frame (i.e., during slots 0 through 15), the INIT bit will be set on the second sample of that frame (i.e., during slots 16 through 31). If FRS = 0 and the sample rate is changed in the second sample of the 32 slot frame, the INIT bit will be set on the second sample of the following frame.

- ACI Autocalibrate In-Progress. This bit indicates that autocalibration is in progress or the Mode Change Enable (MCE) state has been recently exited. When exiting the MCE state with the ACAL bit set, the ACI bit will be set HI for 384 sample periods. When exiting the MCE state with the ACAL bit reset, the ACAL bit will be set HI for 128 sample periods, indicating that offset and filter values are being restored. Read by the host CPU or DSP from the AD1847.
 - 0 Autocalibration not in progress
 - 1 Autocalibration is in progress

ACI clear (i.e., reset or LO) should be recognized by first polling for a HI on the sample after the MCE bit is reset, and then polling for a LO. Note that it is important not to start polling until one sample after MCE is reset, because if MCE is set while ACI is HI, an ACI LO on the following sample will suggest a false clear of ACI.

- ORL 1:0 Overrange Left Detect. These bits indicate the overrange on the left input channel. Read by the host CPU or DSP from the AD 1847.
 - 0 Greater than -1.0 dB underrange
 - 1 Between -1.0 dB and 0 dB underrange
 - 2 Between 0 dB and 1.0 dB overrange
 - 3 Greater than 1.0 dB overrange
- ORR1:0 Overrange Right D etect. These bits indicate the overrange on the right input channel. Read by the host CPU or DSP from the AD 1847.
 - 0 Greater than -1.0 dB underrange
 - 1 Between -1.0 dB and 0 dB underrange
 - 2 Between 0 dB and 1.0 dB overrange
 - 3 Greater than 1.0 dB overrange
- ID 3:0 AD 1847 Revision ID. These four bits define the revision level of the AD 1847. The first version of the AD 1847 is designated ID = 0001. Read by the host CPU or DSP from the AD 1847.
- RREQ This bit is reset LO for the Status Word, echoing the RREQ state written by the host CPU or DSP in the previous Control Word. Read by the host CPU or DSP from the AD1847.
- res Reserved for future expansion. All reserved bits read zero (LO).

Immediately after reset, the contents of this register is: 0000 0001 0000 0000 (0100h).

REV. B -11-

Index Readback (16-Bit)

Data 15	Data 14	Data 13	Data 12	Data 11	Data 10	Data 9	Data 8
CLOR	MCE	RREQ	res	IA3	IA2	IA1	IA0
Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0

DATA7:0 Index Register Data. These bits are the readback data from the desired AD1847 Index Register referenced by the Index Address from the previous Control Word (with the RREQ bit set). Read by the host CPU or DSP from the AD1847.

IA3:0 Index Register Address. These bits echo the indirect address (written during the previous Control Word (with the RREQ bit set) of the desired AD1847 Index Register to be readback. Read by the host CPU or DSP from the AD1847.

RREQ Read Request. This bit is set HI for Index Readback, echoing the RREQ state written by the host CPU or DSP in the previous Control Word. Read by the host CPU or DSP from the AD 1847.

res Reserved for future expansion. All reserved bits read zero (LO).

M C E M ode Change Enable. This bit echoes the M C E state written by the host C PU or D SP during the previous* Control W ord (with the RREQ bit set). Read by the host C PU or D SP from the A D 1847.

CLOR Clear Overrange. This bit echoes the CLOR state written by the host CPU or DSP during the previous Control Word (with the RREQ bit set). Read by the host CPU or DSP from the AD 1847.

Immediately after reset, the contents of this register is: 1110 0000 0000 0000 (E 000h).

Indirect Mapped Registers

Following in Figure 6 is a table defining the mapping of AD 1847 8-bit Index Registers to Index Address. These registers are accessed by writing the appropriate 4-bit Index Address in the Control Word.

Index	Register Name
0	L eft Input C ontrol
1	Right Input Control
2	Left Aux #1 Input Control
3	Right Aux #I Input Control
4	Left Aux #2 Input Control
5	Right Aux #2 Input Control
6	Left DAC Control
7	Right DAC Control
8	Data Format
9	Interface Configuration
10	Pin Control
11	Invalid Address
12	M iscellaneous Information
13	Digital Mix Control
14	Invalid Address
15	Invalid Address

Figure 6. Index Register Mapping

A detailed description of each of the Index Registers is given below.

-12- REV. B

Left Input Control Register (Index Address 0)

IA3:0	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
0000	LSS1	LSS0	res	res	LIG3	LIG2	LIG1	LIG0

LIG 3:0 Left Input Gain Select. The least significant bit of this 16-level gain select represents +1.5 dB. M aximum gain is +22.5 dB.

res Reserved for future expansion. Write zeros (LO) to all reserved bits.

LSS1:0 Left Input Source Select. These bits select the input source for the left gain stage preceding the left ADC.

- 0 Left Line 1 Source Selected
- 1 Left Auxiliary 1 Source Selected
- 2 Left Line 2 Source Selected
- 3 Left Line 1 Post-Mixed Output Loopback Source Selected

This register's initial state after reset is: 0000 0000 (00h).

Right Input Control Register (Index Address 1)

IA3:0	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
0001	RSS1	RSS0	res	res	RIG3	RIG2	RIG1	RIG 0

RIG 3:0 Right Input Gain Select. The least significant bit of this 16-level gain select represents +1.5 dB. M aximum gain is +22.5 dB.

res Reserved for future expansion. Write zeros (LO) to all reserved bits.

RSS1:0 Right Input Source Select. These bits select the input source for the right gain stage preceding the right ADC.

- 0 Right Line 1 Source Selected
- 1 Right Auxiliary 1 Source Selected
- 2 Right Line 2 Source Selected
- 3 Right Line 1 Post-M ixed Output Loopback Source Selected

This register's initial state after reset is: 0000 0000 (00h).

Left Auxiliary #1 Input Control Register (Index Address 2)

IA3:0	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
0010	LMX1	res	res	LX1G4	LX1G3	L X 1G 2	LX1G1	LX1G0

LX1G4:0 Left Auxiliary Input #1 Gain Select. The least significant bit of this 32-level gain/attenuate select represents -1.5 dB. LX1G4:0 = 0 produces a +12 dB gain. LX1G4:0 = "01000" (8 decimal) produces 0 dB gain. M aximum attenuation is -34.5 dB. Gains referred to 2.0 V p-p full-scale output level.

res Reserved for future expansion. Write zeros (LO) to all reserved bits.

LMX1 Left Auxiliary #1 M ute. This bit, when set HI, will mute the left channel of the Auxiliary #1 input source. This bit is set HI after reset.

This register's initial state after reset is: 1000 0000 (80h).

Right Auxiliary #1 Input Control Register (Index Address 3)

IA3:0	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
0011	RMX1	res	res	RX1G4	RX1G3	RX1G2	RX1G1	RX1G0

RX1G4:0 Right Auxiliary Input #1 Gain Select. The least significant bit of this 32-level gain/attenuate select represents –1.5 dB. RX1G4:0 = 0 produces a +12 dB gain. RX1G4:0 = "01000" (8 decimal) produces 0 dB gain. M aximum attenuation is –34.5 dB. Gains referred to 2.0 V p-p full-scale output level.

res Reserved for future expansion. Write zeros (LO) to all reserved bits.

RM X1 Right Auxiliary #1 M ute. This bit, when set to HI, will mute the right channel of the Auxiliary #1 input source. This bit is set to HI after reset.

This register's initial state after reset is: 1000 0000 (80h).

REV. B -13-

Left Auxiliary #2 Input Control Register (Index Address 4)

IA3:0	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
0100	LMX2	res	res	L X 2G 4	L X 2G 3	L X 2G 2	L X 2G 1	L X 2G 0

LX 2G 4:0 Left Auxiliary #2 Gain Select. The least significant bit of this 32-level gain/attenuate select represents -1.5 dB.

L X 2G 4:0 = 0 produces a +12 dB gain. L X 2G 4:0 = "01000" (8 decimal) produces 0 dB gain. M aximum attenuation is -34.5 dB. G ains referred to 2.0 V p-p full-scale output level.

res Reserved for future expansion. Write zeros (LO) to all reserved bits.

LM X 2 Left Auxiliary #2 M ute. This bit, when set H I, will mute the left channel of the Auxiliary #2 input source. This bit is H I after reset.

This register's initial state after reset is: 1000 0000 (80h).

Right Auxiliary #2 Input Control Register (Index Address 5)

IA3:0		Data 6		Data 4	Data 3	Data 2	Data 1	Data 0
0101	RMX2	res	res	R X 2G 4	R X 2G 3	R X 2G 2	R X 2G 1	R X 2G 0

RX 2G 4:0 Right Auxiliary #2 Gain Select. The least significant bit of this 32-level gain/attenuate select represents -1.5 dB.

RX2G4:0 = 0 produces a +12 dB gain. RX2G4:0 = "01000" (8 decimal) produces 0 dB gain. M aximum attenuation is -34.5 dB. Gains referred to 2.0 V p-p full-scale output level.

res Reserved for future expansion. Write zeros (LO) to all reserved bits.

RM X 2 Right Auxiliary #2 M ute. T his bit, when set H I, will mute the right channel of the Auxiliary #2 input source. T his bit is H I after reset.

This register's initial state after reset is: 1000 0000 (80h).

Left DAC Control Register (Index Address 6)

IA3:0	Data 7		Data 5		Data 3	Data 2	Data 1	Data 0
0110	LDM	res	LDA5	LDA4	LDA3	LDA2	LDA1	LDA0

LDA5:0 Left DAC Attenuate Select. The least significant bit of this 64-level attenuate select represents -1.5 dB. LDA5:0 = 0 produces a 0 dB attenuation. M aximum attenuation is -94.5 dB.

res Reserved for future expansion. Write zeros (LO) to all reserved bits.

LDM Left DAC Mute. This bit, when set HI, will mute the left channel output. Auxiliary inputs are muted independently with the Left Auxiliary Input Control Registers. This bit is HI after reset.

This register's initial state after reset is: 1000 0000 (80h).

Right DAC Control Register (Index Address 7)

IA3:0	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
0111	RDM	res	RDA5	RDA4	RDA3	RDA2	RDA1	RDA0

RDA5:0 Right DAC Attenuate Select. The least significant bit of this 64-level attenuate select represents -1.5 dB. RDA5:0 = 0 produces a 0 dB attenuation. M aximum attenuation must be at least -94.5 dB.

res Reserved for future expansion. Write zeros (LO) to all reserved bits.

RDM Right DAC M ute. This bit, when set HI, will mute the right DAC output. Auxiliary inputs are muted independently with the Right Auxiliary Input Control Registers. This bit is HI after reset.

This register's initial state after reset is: 1000 0000 (80h).

-14- REV. B

Data Format Register (Index Address 8)

IA3:0	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
1000	res	FMT	C/L	S/M	CFS2	CFS1	CFS0	CSL

The contents of this register can NOT be changed except when the AD1847 is in the Mode Change Enable (MCE) state (i.e., the MCE bit in the Control Word is HI). Write attempts to this register when the AD1847 is not in the MCE state will not be successful.

- CSL Clock Source Select. This bit selects the clock source to be used for the audio sample rate.
 - 0 XTAL1 (24.576 MHz)
 - 1 XTAL2 (16.9344 M Hz)
- CFS2:0 Clock Frequency Divide Select. These bits select the audio sample rate frequency. The audio sample rate depends on which clock source is selected and the frequency of the clock source.

CFS2:0	Divide Factor	XTAL1 24.576 MHz	XTAL2 16.9344 MHz
0	3072	8.0 kH z	5.5125 kH z
1	1536	16.0 kH z	11.025 kH z
2	896	27.42857 kH z	18.9 kH z
3	768	32.0 kH z	22.05 kHz
4	448	N ot Supported	37.8 kH z
5	384	N ot Supported	44.1 kH z
6	512	48.0 kH z	33.075 kHz
7	2560	9.6 kH z	6.615 kHz

N ote that the AD 1847's internal oscillators can be overdriven by external clock sources at the crystal inputs. This is the configuration used by serial bus slave codecs in daisy-chained multiple codec systems. If an external clock source is applied, it will be divided down by the selected D ivide Factor. The external clock need not be at the recommended crystal frequencies.

- S/M Stereo/M ono Select. T his bit determines how the audio data streams are formatted. Selecting stereo will result with alternating samples representing left and right audio channels. M ono playback plays the same audio sample on both channels. M ono capture only captures data from the left audio channel.
 - 0 Mono
 - 1 Stereo
- C/L Companded/Linear Select. This bit selects between a linear digital representation of the audio signal or a nonlinear, companded format for all input and output data. The type of linear PCM or the type of companded format is defined by the FMT bits.
 - 0 Linear PCM
 - 1 Companded
- FMT Format Select. This bit defines the format for all digital audio input and output based on the state of the C/L bit.

	$Linear\ PCM\ (C/L=0)$	Companded ($C/L = 1$)
0	8-bit unsigned linear PCM	8-bit μ-law companded
1	16-bit signed linear PCM	8-bit A-law companded

res Reserved for future expansion. Write zeros (LO) to all reserved bits.

This register's initial state after reset is: 0000 0000 (00h).

REV. B -15-

Interface Configuration Register (Index Address 9)

IA3:0	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
1001	res	res	res	res	ACAL	res	res	PEN

- PEN Playback Enable. This bit will enable the playback of data in the format selected. PEN may be set and reset without setting the MCE bit.
 - 0 Playback Disabled
 - 1 Playback Enabled
- ACAL Autocalibrate Enable. This bit determines whether the AD 1847 performs an autocalibrate when exiting from the Mode Change Enable (MCE) state. If the ACAL bit is not set, the previous autocalibration values are used when returning from the Mode Change Enable (MCE) state and no autocalibration takes place. Autocalibration must be preformed after initial power-up for proper operation. This bit is HI after reset.
 - 0 N o autocalibration
 - 1 Autocalibration allowed

NOTE: The ACAL bit can only be changed when the AD 1847 is in the Mode Change Enable (MCE) state.

res Reserved for future expansion. Write zeros (LO) to all reserved bits.

This register's initial state after reset is: 0000 1000 (08h).

Pin Control Register (Index Address 10)

IA3:0				Data 4		Data 2	Data 1	Data 0
1010	XCTL1	XCTL0	CLKTS	res	res	res	res	res

- CLKTS Clock Three-State. If the BM bit is HI, and the CLKTS bit is HI, then the CLKOUT pin will be three-stated. If the BM bit is HI, and the bit CLKTS is LO, then the CLKOUT pin is not three-stated. If the BM bit is LO, then the CLKOUT pin is always three-stated.
- X CTL1:0 External Control. The state of these independent bits is reflected on the respective X CTL1 and X CTL0 pins of the AD 1847.
 - 0 TTL logic LO on XCTL1, XCTL0 pins
 - 1 TTL logic HI on XCTL1, XCTL0 pins
- res Reserved for future expansion. Write zeros (LO) to all reserved bits.

This register's initial state after reset is: 0000 0000 (00h).

Invalid Address (Index Address 11)

IA3:0	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
1011	inval							

inval Writes to this index address are ignored. Index readback of this index address will return the Status Word.

-16- REV. B

Miscellaneous Information Register (Index Address 12)

IA3:0	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
1100	FRS	TSSEL	res	res	res	res	res	res

The M iscellaneous Information Register can only be changed when the AD1847 is in the M ode Change Enable (MCE) state. Changes to this register are updated at the next Serial Data Frame Sync (SDFS) boundary. If FRS is LO (i.e., 32 slots per frame), and either TSSEL or FRS change in the first sample of a frame, the change is not updated at the second sample of the same frame, but at the first sample of the next frame.

- T SSEL Transmit Slot Select. This bit determines which T D M time slots the AD 1847 should transmit on.
 - Transmit on time slots 3, 4 and 5. Used when SDI and SDO are tied together (i.e., "1-wire" system).
 - Transmit on slots 0, 1 and 2. U sed when SDI and SDO are independent inputs and outputs (i.e., "2-wire" system).
- FRS Frame Size. This bit selects the number of time slots per frame.
 - O Selects 32 slots per frame (two samples per frame sync or frame sync at half the sample rate).
 - 1 Selects 16 slots per frame (one sample per frame sync or frame sync at the sample rate).
- res Reserved for future expansion. Write zeros (LO) to all reserved bits.

T his register's initial state after reset is: 0000 0000 (00h).

Digital Mix Control Register (Index Address 13)

IA3:0	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
1101	DMA5	DMA4	DMA3	DMA2	DMA1	DMA0	res	DME

DME Digital Mix Enable. This bit enables the digital mix of the ADCs' output with the DACs' input. When enabled, the data from the ADCs is digitally mixed with other data being delivered to the DACs (regardless of whether or not playback [PEN] is enabled, i.e., set). If there is a capture overrun, then the last sample captured before overrun will be used for the digital mix. If playback is enabled (PEN set) and there is a playback underrun, then a midscale zero will be added to the digital mix data.

- 0 Digital mix disabled (muted)
- 1 Digital mix enabled

D M A 5:0 D igital M ix Attenuation. T hese bits determine the attenuation of the ADC output data mixed with the DAC input data. The least significant bit of this 64-level attenuate select represents -1.5 dB. M aximum attenuation is -94.5 dB.

res Reserved for future expansion. Write zeros (LO) to all reserved bits.

This register's initial state after reset is: 0000 0000 (00h).

Invalid Address (Index Address 14)

IA3:0	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
1110	inval							

inval Writes to this index address are ignored. Index readback of this index address will return the Status Word.

Invalid Address (Index Address 15)

IA3:0	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
1111	inval							

inval Writes to this index address are ignored. Index readback of this index address will return the Status Word.

REV. B -17-

Serial Data Interface

The AD 1847 serial data interface uses a Time Division Multiplex (TDM) scheme that is compatible with DSP serial ports configured in Multi-Channel Mode with either 32 or 16 16-bit time slots. An AD 1847 is always the serial bus master, transmitting the serial clock (SCLK) and the serial data frame sync (SDFS). The AD 1847 always receives control and playback data in time slots 0, 1 and 2. The AD 1847 will transmit status or index register readback and capture data in time slots 0, 1 and 2 if TSSEL = 1, and will transmit status or index register readback and capture data in time slots 3, 4 and 5 if TSSEL = 0. The following table in Figure 7 shows an example of how the time slots might be assigned.

In this example design, which uses the ADSP-21xx DSP, each frame is divided into 32 time slots of 16-bits each (FRS = 0). Two audio samples are contained in the 32 time slots, with a single frame sync (SDFS) at the beginning of the frame. The ADSP-21xx serial port (SPORT 0) supports 32 time slots. The format of the first 16 time slots (sample N) is the same as the format of the second 16 time slots (sample N+1). In this example, 24 time slots are used, as indicated below. Note that time slots 12 through 15 and 28 through 31 are unused in this example, and that Figure 7 presumes that TSSEL = 0 ("1-wire" system).


Slot Number	Source	Destination	Format
0, 16			AD 1847 Control Word
1, 17	ASIC	AD1847	Left Playback Data
2, 18			Right Playback Data
3, 19			AD 1847 Status Word/
			Index Readback
4, 20	AD 1847	ASIC	Left Capture Data
5, 21			Right Capture Data
0, 16			AD 1847 Control Word
1, 17	DSP	AD1847	Left Playback Data
2, 18			Right Playback Data
3, 19			AD 1847 Status Word/
			Index Readback
4, 20	AD 1847	DSP	Left Capture Data
5, 21			Right Capture Data
6, 22			DSP Control
7, 23	ASIC	DSP	Left Processed
			Playback Data
8, 24			Right Processed
			Playback Data
9, 25			DSP Status
10, 26	DSP	ASIC	Left Processed
			C apture D ata
11, 27			Right Processed
			Capture Data

Figure 7. Time Slot Assignment Example

N ote that in this "1-wire" system example, the D igital Signal Processor (DSP) and ISA Bus Interface ASIC (ASIC) use the same slots to communicate to the AD 1847. This reduces the number of total time slots required and eliminates the need for the AD 1847 to distinguish between DSP data and ASIC data. Also, in this example the ASIC and the DSP do not send data to the AD 1847 at the same time, so separate slots are unnecessary.

The digital data in the serial interface is pipelined up to 2 samples deep. This pipelining is required to properly resolve the interface between the relatively fast fixed SCLK rate, and the relatively slow sample rates (and therefore frame sync rates) at which the AD 1847 is capable of running. At low sample rates, two samples of data can be serviced in a fraction of a sample period. For example, at an 8 kHz sample rate, 32 time slots only consume $32 \times 16 \times (1/12.288 \text{ MHz}) = 41.67 \,\mu\text{s}$ out of a 125 $\,\mu\text{s}$ period. The two-deep data pipeline thus allows sample overrun (capture) and sample underrun (playback) to be avoided.

Figure 8 represents a logical view of the slot utilization between devices.



NOTE: DSP MUST HAVE TWO SERIAL PORTS

Figure 8. Time Slot Allocation Example

N ote that this is a system specific 1-wire example. For non-DSP operation, the DSP is either not present or disabled. If the DSP is present, the ASIC configures the DSP through slot 6 (and slot 22) to three-state its outputs in time slots 0, 1 and 2 (and slots 16, 17 and 18). The ASIC can then enable its drivers for time slots 0, 1 and 2 (and slots 16, 17 and 18). For DSP operation, the ASIC three-states its outputs for time slots 0, 1 and 2 (and slots 16, 17 and 18) and enables the DSP drivers for slots 0, 1 and 2 (and slots 16, 17, and 18).

An application note is available from Analog D evices with additional information on interfacing to the AD1847 serial port. This application note can be obtained through your local Analog D evices representative, or downloaded from the DSP Bulletin Board Service at (617) 461-4258 (8 data bits, no parity, 1 stop bit, 300/1200/2400/4600 baud).

-18- REV. B

Control Word

Data 15	Data 14	Data 13	Data 12	Data 11	Data 10	Data 9	Data 8
CLOR	MCE	RREQ	res	IA3	IA2	IA1	IA0
Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0

Left Playback Data

	Data 15	Data 14	Data 13	Data 12	Data 11	Data 10	Data 9	Data 8
П	DATA15	DATA14	DATA13	DATA12	DATA11	DATA10	DATA9	DATA8
_	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0

Right Playback Data

Data 15	Data 14	Data 13	Data 12	Data 11	Data 10	Data 9	Data 8
DATA15	DATA14	DATA13	DATA12	DATA11	DATA10	DATA9	DATA8
Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0

Status Word

Data 15	Data 14	Data 13	Data 12	Data 11	Data 10	Data 9	Data 8
res	res	RREQ	res	ID3	ID2	ID1	ID0
Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0

Index Readback

Data 15	Data 14	Data 13	Data 12	Data 11	Data 10	Data 9	Data 8
CLOR	MCE	RREQ	res	IA3	IA2	IA1	IA0
Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0

Left Capture Data

Data 15	Data 14	Data 13	Data 12	Data 11	Data 10	Data 9	Data 8
DATA15	DATA14	DATA13	DATA12	DATA11	DATA10	DATA9	DATA8
Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0

Right Capture Data

Data 15	Data 14	Data 13	Data 12	Data 11	Data 10	Data 9	Data 8
DATA15	DATA14	DATA13	DATA12	DATA11	DATA10	DATA9	DATA8
Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0

REV. B -19-

IA3:0	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0	Index
0000	LSS1	LSS0	res	res	LIG3	LIG2	LIG1	LIG0	0
0001	RSS1	RSS0	res	res	RIG3	RIG2	RIG1	RIG0	1
0010	LMX1	res	res	L X 1G 4	L X 1G 3	L X 1G 2	L X 1G 1	L X 1G 0	2
0011	RM X 1	res	res	RX1G4	R X 1G 3	R X 1G 2	R X 1G 1	RX1G0	3
0100	LMX2	res	res	L X 2G 4	L X 2G 3	L X 2G 2	L X 2G 1	L X 2G 0	4
0101	RM X 2	res	res	R X 2G 4	R X 2G 3	R X 2G 2	R X 2G 1	R X 2G 0	5
0110	LDM	res	LDA5	LDA4	LDA3	LDA2	LDA1	LDA0	6
0111	RDM	res	RDA5	RDA4	RDA3	RDA2	RDA1	RDA0	7
1000	res	FMT	C/L	S/M	CFS2	CFS1	CFS0	CSL	8
1001	res	res	res	res	ACAL	res	res	PEN	9
1010	XCTL1	XCTL0	CLKTS	res	res	res	res	res	10
1011	inval	inval	inval	inval	inval	inval	inval	inval	11
1100	FRS	TSSEL	res	res	res	res	res	res	12
1101	DMA5	DMA4	DMA3	DMA2	DMA1	DMA0	res	DME	13
1110	inval	inval	inval	inval	inval	inval	inval	inval	14
1111	inval	inval	inval	inval	inval	inval	inval	inval	15

Figure 9. Register Map Summary

Control Register Mapping Summary

A detailed map of the control register bit assignments is summarized for reference in Figure 9.

Daisy-Chained Multiple Codecs

M ultiple AD 1847s can be configured in a daisy-chain system with a single master Codec and one or more slave Codecs. Codecs in a daisy-chained configuration are synchronized at the sample level.

The master and slave AD 1847s should be powered-up together. If this is not possible, the slave(s) should power-up before the master Codec, such that the slave(s) are ready when the master starts to drive the serial interface, and a serial data frame sync (SDFS) can synchronize the master and slave(s).

The sample rate for the master and slave(s) should be programmed together. If this is not possible, the slave(s) should be programmed before the master AD 1847. A slave AD 1847 enters a time-out period after a new sample rate has been selected. During this time-out period, a slave will ignore any activity on the SDFS signal (i.e., frame syncs). There is no software means to determine when a slave has exited from this time-out period and is ready to respond to frame syncs. However, as long as the AD 1847 master is driving the serial interface, a frame sync will not occur before the slave Codec(s) are ready.

N ote that the time slots for all slave AD 1847s must be assigned to those slots which immediately follow the time slots consumed by the master AD 1847 so that the TSO (Time Slot Output)/TSI (Time Slot Input) signaling operates properly. For example, in a 2-wire system with one master and one slave, the time slot assignment should be 0, 1, 2 (16, 17, 18) for the master AD 1847, and 3, 4, 5 (19, 20, 21) for the slave AD 1847.

Figure 10 illustrates the connection between master and slave(s) in a daisy-chained, multiple C odec system. Note that the T SI pin of the master C odec should be tied to digital ground. The XTAL1I pin of the slaves should be connected to digital ground, and XTAL1O pin should be left unconnected, while the XTAL2I pin should be connected to the CLKOUT pin of the AD1847 master, and the XTAL2O pin generates a driven version of the CLKOUT signal applied to the XTAL2I pin.

INITIALIZATION AND PROCEDURES Reset and Power Down

A total reset of the AD 1847 is defined as any event which requires both the digital and analog section of the AD 1847 to return to a known and stable state. Total reset mode, as well as power down, occurs when the $\overline{PWRDOWN}$ pin of the AD 1847 has been asserted low for minimum power consumption. When the $\overline{PWRDOWN}$ signal is deasserted, the AD 1847 must be calibrated by setting the ACAL bit and exiting from the M ode C hange E nable (M C E) state.

The reset occurs, and only resets the digital section of the AD 1847, when the \overline{RESET} pin of the AD 1847 has been asserted LO to initialize all registers to known values. See the register definitions for the exact values initialized. The register reset defaults include TSSEL =0 (1-wire system) and FRS =0 (32 slots per frame). If the target application requires a 2-wire system design or 16 slots per frame, the AD 1847 can be bootstrapped into these configurations.

-20- REV. B




Figure 10a. One-Wire Daisy-Chained Codec Interconnect




Figure 10b. Two-Wire Daisy-Chained Codec Interconnect
To bootstrap into TSSEL = 1 (i.e., 2-wire system design), the
host CPU or DSP must transmit to the AD 1847 in slot 0 a

Control Word with the MCE bit set HI, IA3:0 = "1100" to address the M iscellaneous Information Index Register, and DATA7:0 = " \times 100 000" to set the TSSEL bit HI. To bootstrap into FRS = 1 (i.e., 16 slots per frame), the host CPU or DSP must transmit to the AD 1847 in slot 0 a Control Word with the

M CE bit set HI, IA3:0 = "1100" to address the M iscellaneous Information Index Register, and DATA7:0 = "1X000000" to set the FRS bit HI.

The host CPU or DSP must maintain the MCE bit set HI in slot 16, which is the Control Word of the second sample of the frame, so that the AD1847 does not initiate autocalibration prematurely. At the next frame sync, the AD1847 will be reconfigured.

The AD 1847 must be reset after power up. When the \overline{RESET} signal is deasserted, the AD 1847 will autocalibrate when the MCE bit is reset LO (i.e., when exiting the Mode Change Enable state) only if the ACAL bit is set. If the ACAL bit is not set, the previous autocalibration values will be used.

The AD 1847 will not function properly unless an autocalibration is performed after power up.

D uring power down, the serial port digital output pins and the analog output pins take the following states:

SCLK-LO if BM is HI (i.e., bus master), input pin if BM is LO (i.e., bus slave)

SDFS-LO if BM is HI, input pin if BM is LO

SDO-three-state

TSO-three-state

CLKOUT-LO if BM HI, three-state if BM is LO

V_{REF}-pulled to analog ground

L_OUT, R_OUT - pulled to analog ground

Clock Connections and Clock Rates

When the AD 1847 is configured as a bus slave (BM $\,=\,$ LO), the XTAL1I pin should be connected to digital ground, and the XTAL2I pin should be tied to the CLKOUT of the AD 1847 bus master. The XTAL1O and the XTAL2O pins should be left unconnected. When the AD 1847 is configured as a bus master (BM $\,=\,$ HI), the XTAL1I and the XTAL1O pin should be connected to a 24.576 M Hz crystal, and the XTAL2I and XTAL2O pin should be connected to a 16.9344 M Hz crystal.

When XTAL1 is selected (by resetting the CSL bit LO in the D ata Format Register) as the clock source, the SCLK pin will generated a serial clock at 12.288 M H z (or one half of the crystal frequency applied at XTAL1), and the CLKOUT pin will also generate a clock output at 12.288 M H z when the AD1847 is in bus master mode (BM = HI). When XTAL2 is selected (by setting the CSL bit HI in the D ata Format Register) as the clock source, the SCLK pin will generate a serial clock at 11.2896 M H z (or two thirds of the crystal frequency applied at XTAL2), and the CLKOUT pin will generate a clock output at 16.9344 M H z when the AD1847 is in bus master mode (BM = HI). The CLKOUT pin will be three-stated when the AD1847 is placed in bus slave mode (BM = LO).

When the selected frame size is 32 slots per frame (by resetting the FRS bit LO in the M iscellaneous Information Register), the SDFS pin will generate a serial data frame sync at the frequency of the selected sample rate divided by two, when the AD 1847 is in bus master mode (BM = HI). When the selected frame size is 16 slots per frame (by setting the FRS bit HI in the M iscellaneous Information Register), the SDFS pin will generate a serial data frame sync at the frequency of the selected sample rate, when the AD 1847 is in bus master mode (BM = HI).

REV. B -21-

When the AD 1847 is in bus slave mode (BM = LO), the TSI pin should be connected to the TSO pin of the AD 1847 master or slave which has been assigned to the preceding time slots. The signal on the TSO pin is essentially the signal received on the TSI pin, but delayed by 3 or 6 time slots from TSI (depending on the state of TSSEL). The frequency of the transitions on the TSI and TSO lines is equivalent to the frequency on the SDFS pin.

When the AD 1847 is in bus master mode (BM $\,=\,$ HI), the T SI pin should be connected to digital ground. The signal on the T SO pin is essentially the same as the signal output on the SDFS pin, but delayed by 3 or 6 time slots from SDFS (again, depending on the state of T SSEL).

Mode Change Enable State

The AD 1847 must be in the M ode Change Enable (M C E) state before any changes to the ACAL bit of the Interface Configuration Register, the D ata F ormat Register, or the M iscellaneous Information Register are allowed. Note that the M C E bit does not have to be reset LO in order for changes to take effect.

Digital Mix

Digital mix is enabled via the DME bit in the Digital Mix Control Register. The digital mix routes the digital data from the ADCs to the DACs. The mix can be digitally attenuated via bits also in the Digital Mix Control Register. The ADC data is summed with the DAC data supplied at the digital bus interface. When digital mix is enabled and the PEN bit is not set, ADC data is summed with zeros to produce the DAC output.

If the sum of the digital mix (ADC output and DAC input from the serial bus interface) is greater than full scale, the AD 1847 will send a positive or negative full scale value to the DACs, whichever is appropriate (clipping).

Autocalibration

The AD 1847 has the ability to calibrate its ADCs and DACs for greater accuracy by minimizing dc offsets. Autocalibration occurs whenever the AD 1847 exits from the M ode C hange Enable (MCE) state AND the ACAL bit in the Interface C onfiguration Register has been set.

The completion of the autocalibration sequence can be determined by polling the Autocalibration In-Progress (ACI) bit in the Status W ord. This bit will be HI while the autocalibration is in progress and LO once autocalibration has completed. The autocalibration sequence will take at least 384 sample periods.

The autocalibration procedure is as follows:

- 1. M ute both left and right AUX1 and AUX2 inputs via the Left Auxiliary Input and Right Auxiliary Input Control Registers.
- 2. Place the AD 1847 in the M ode C hange Enable (M C E) state using the M C E bit of the AD 1847 C ontrol W ord. Set the ACAL bit in the Interface Configuration Register.
- Exit from the M ode C hange Enable state by resetting the M C E bit.
- 4. Poll the ACI bit in the AD 1847 Status Word for a HI (autocalibration in progress), then poll the ACI bit for a LO (autocalibration complete).
- 5. Unmute the AUX inputs, if used.

If ACAL is not set, the AD 1847 is muted for 128 sample periods after resetting the MCE bit, and the ACI bit in the Status Word is set HI during this 128 sample periods. Autocalibration must be performed after power-up to ensure proper operation of the AD 1847.

Exiting from the MCE state always causes ACI to go HI. If the ACAL bit is set when MCE state is exited, then the ACI bit will be HI for 384 sample periods. If the ACAL bit is reset when MCE is exited, then the ACI bit will be HI for 128 sample periods.

Changing Sample Rates

The internal states of the AD 1847 are synchronized by the selected sample frequency defined in the D ata F ormat R egister. The changing of either the clock source or the clock frequency divide requires a special sequence for proper AD 1847 operation.

- M ute the outputs of the AD 1847 and enter the M ode C hange Enable (M C E) state by setting the M C E bit of the AD 1847 C ontrol W ord.
- D uring a single atomic or nondivisible write cycle, change the Clock Frequency D ivide Select (CFS) and/or the Clock Source Select (CSL) bits of the Data Format Register to the desired values. CFS and CSL can be programmed in the same Control Word as MCE.
- The INIT bit in the Status Word will be set HI at the last sample of the next frame to indicate that the serial port will be disabled for a timeout period.
- 4. The AD 1847 requires a period of time to resynchronize its internal states to the newly selected clock. During this time, the AD 1847 will be unable to respond at its serial interface port (i.e., no frame syncs will be generated). The time-out period is $2^{21} \times SCLK \approx 170$ ms after power-up, and ≈ 5 ms for subsequent changes of sample rate.
- 5. Exit the M ode Change Enable state by resetting the M CE bit. U pon exiting the M CE state, an autocalibration of duration 384 sample periods or an output mute of duration 128 sample periods occurs, depending on the state of the ACAL bit.
- 6. Poll the ACI bit in the AD 1847 Status Word for a HI (indicating that autocalibration is in progress) then poll the ACI bit for a LO (indicating that autocalibration has completed). Once the ACI bit has been read back LO, normal operation of the Codec can resume.

The CSL and CFS bits cannot be changed unless the AD 1847 is in the M ode Change Enable state (i.e., the M CE bit in the AD 1847 Control Word is set). Attempts to change the contents of the D ata Format Register without M CE set will result in the write cycle not being recognized (the bits will not be updated).

The MCE bit should not be reset until after the INIT bit in the AD 1847 Status Word is detected HI. After the INIT bit is detected HI, the serial port is disabled. When the next frame sync arrives (after the time-out period), all internal clocks are stable and the serial port is ready for normal operation.

-22- REV. B

DATA FORMAT DEFINITIONS

There are four data formats supported by the AD 1847: 16-bit signed, 8-bit unsigned, 8-bit companded μ -law, and 8-bit companded A-law. The AD 1847 supports these four formats because each of them have found wide use in important applications.

16-Bit Signed Format

The 16-bit signed format (also called 16-bit twos-complement) is the standard method of representing 16-bit digital audio. This format yields 96 dB of dynamic range and is common in consumer compact disk audio players. This format uses the value – 32768 (8000h) to represent minimum analog amplitude while 32767 (7FFFh) represents maximum analog amplitude. Intermediate values are a linear interpolation between minimum and maximum amplitude values.




Figure 11. 16-Bit Signed Format

8-Bit Unsigned Format

The 8-bit unsigned format is commonly used in the personal computer industry. This format delivers 48 dB of dynamic range. The value 0 (00h) is used to represent minimum analog amplitude while 255 (FFh) is used to represent maximum analog amplitude. Intermediate values are a linear interpolation between minimum and maximum amplitude values. The least significant byte of the 16-bit internal data is truncated to create the 8-bit output samples.




Figure 12. 8-Bit Unsigned Format

8-Bit Companded Formats

The 8-bit companded formats (μ -law and A-law) are used in the telecommunications industry. Both of these formats are used in ISDN communications and workstations; μ -law is the standard for the U nited States and Japan while A-law is used in Europe. C ompanded audio allows either 64 dB or 72 dB of dynamic range using only 8-bits per sample. This is accomplished using a nonlinear formula which assigns more digital codes to lower amplitude analog signals at the expense of resolution of higher amplitude signals. The μ -law format of the AD 1847 conforms to the Bell System μ = 255 companding law while the A-law format conforms to C C IT T "A" law models. Figure 13 shows approximately how both the μ -law and A-law companding schemes behave. Refer to the standards mentioned above for an exact definition.




Figure 13. 8-Bit Companded Format

APPLICATIONS CIRCUITS

The AD 1847 Stereo C odec has been designed to require a minimum of external circuitry. The recommended circuits are shown in Figures 14 through 22. Analog D evices estimates that the total cost of all the components shown in these Figures, including crystals, to be less than \$3 in 10,000 quantities.

Industry-standard compact disc "line-levels" are 2 V_{rms} centered around analog ground. (For other audio equipment, "line level" is much more loosely defined.) The AD 1847 SoundPort is a +5 V only powered device. Line level voltage swings for the AD 1847 are defined to be 1 V_{rms} for a sine wave ADC input and 0.707 V_{rms} for a sine wave DAC output. Thus, 2 V_{rms} input analog signals must be attenuated and either centered around the reference voltage intermediate between 0 V and +5 V or ac-coupled. The V_{REF} pin will be at this intermediate voltage, nominally 2.25 V. It has limited drive but can be used as a voltage datum to an op amp input. Note, however, that dc-coupled inputs are not recommended, as they provide no performance benefits with the AD 1847 architecture. Furthermore, dc offset differences between multiple dc-coupled inputs create the potential for "clicks" when changing the input mux selection.

REV. B -23-

Circuits for 2 V $_{rms}$ line-level inputs and auxiliaries are shown in Figure 14 and Figure 15. Note that these are divide-by-two resistive dividers. The input resistor and 560 pF (1000 pF) capacitor provide the single-pole of antialias filtering required for the ADCs. If line-level inputs are already at the 1 V $_{rms}$ levels expected by the AD 1847, the resistors in parallel with the 560 pF (1000 pF) capacitors can be omitted. If the application does not route the AUX2 inputs to the ADCs, then no antialias filtering is required (only the 1 μ F ac coupling capacitor).




Figure 14. 2 V_{rms} Line-Level Input Circuit for Line Inputs




Figure 15. 2 V_{rms} Line-Level Input Circuit for AUX Inputs

Figure 16 illustrates one example of how an electret condenser microphone requiring phantom power could be connected to the AD 1847. V_{REF} is shown buffered by an op amp; a transistor like a 2N 4124 will also work well for this purpose. Note that if a battery-powered microphone is used, the buffer and R2s are not needed. The values of R1, R2, and C should be chosen in light of the mic characteristics and intended gain. Typical values for these might be R1 = 20 k Ω , R2 = 2 k Ω , and C = 220 pF.




Figure 16. "Phantom-Powered" Microphone Input Circuit

Figure 17 shows ac-coupled line outputs. The resistors are used to center the output signals around analog ground. If dc-coupling is desired, V_{REF} could be used with op amps as mentioned previously.




Figure 17. Line Output Connections

A circuit for headphone drive is illustrated in Figure 18. Drive is supplied by +5 V operational amps. The circuit shown ac couples the headphones to the line output.




Figure 18. Headphone Drive Connections

Figure 19 illustrates reference bypassing. V_{REFI} should only be connected to its bypass capacitors.




Figure 19. Voltage Reference Bypassing

Figure 20 illustrates signal-path filtering capacitors, L_FILT and R_FILT. The AD 1847 must use 1.0 μ F capacitors. The 1.0 μ F capacitors required by the AD 1847 can be of any type.




Figure 20. External Filter Capacitor Connections

-24- REV. B

The crystals shown in the crystal connection circuitry of Figure 21 should be fundamental-mode and parallel-tuned. Two sources for the exact crystals specified are Component Marketing Services in Massachusetts, U.S. at 617/762-4339 and Cardinal Components in New Jersey, U.S. at 201/746-0333. Note that using the exact data sheet frequencies is not required and that external clock sources can be used to overdrive the AD 1847s internal oscillators. (See the description of the CFS2:0 control bits above.) If using an external clock source, apply it to the crystal input pins while leaving the crystal output pins unconnected. Attention should be paid to providing low-jitter external input clocks.




Figure 21. Crystal Connections

Analog D evices also recommends a pull-down resistor on the $\overline{PWRDOWN}$ signal.

Good, standard engineering practices should be applied for power-supply decoupling. Decoupling capacitors should be placed as close as possible to package pins. If a separate analog power supply is not available, the circuit shown in Figure 22 is recommended when using a single +5 V supply. Ferrite beads suffice for the inductors shown. This circuitry should be as close to the supply pins as is practical.




Figure 22. Recommended Power Supply Bypassing

Analog D evices recommends a split ground plane as shown in Figure 23. The analog plane and the digital plane are connected directly under the AD 1847. Splitting the ground plane directly under the SoundPort C odec is optimal because analog pins will be located directly above the analog ground plane and digital pins will be located directly above the digital ground plane for the best isolation. The digital and analog grounds should be tied together in the vicinity of the AD 1847. Other schemes may also yield satisfactory results. If the split ground plane recommended here is not possible, the AD 1847 should be entirely over the analog ground plane with the ASIC and DSP over the digital plane.




Figure 23. Recommended Ground Plane

REV. B -25-

FREQUENCY RESPONSE PLOTS




Figure 24. AD1847 Analog-to-Digital Frequency Response (Full-Scale Line-Level Inputs, 0 dB Gain)




Figure 26. AD1847 Digital-to-Analog Frequency Response (Full-Scale Inputs, 0 dB Attenuation)




Figure 25. AD1847 Analog-to-Digital Frequency Response -Transition Band (Full-Scale Line-Level Inputs, 0 dB Gain)




Figure 27. AD1847 Digital-to-Analog Frequency Response – Transition Band (Full-Scale Inputs, 0 dB Attenuation)

-26- REV. B




Figure 28. Time Slot Timing Diagram




Figure 29. TSO Timing Diagram



Figure 30. Reset and Power Down Timing Diagram




Figure 31. Serial Data Format, 2-Wire System (TSSEL = 1)





Figure 32. Serial Data Format, 1-Wire System (TSSEL = 0)

REV. B -27-


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

44-Lead PLCC (P-44A)



44-Terminal Plastic Thin Quad Flatpack (TQFP) (ST-44)



PRODUCT OVERVIEW AD 1847 SPECIFICATIONS 2 ORDERING GUIDE 5 PINOUTS 5 PIN DESCRIPTIONS 6 AUDIO FUNCTIONAL DESCRIPTION 7 Analog Inputs 7 Analog Mixing 7 Analog-to-Digital Datapath 7 Digital-to-Analog Datapath 7 Digital Mixing 8 Analog Outputs 8 Digital Data Types 8 Power Supplies and Voltage Reference C locks and Sample Rates C ONTROL REGISTERS 9 Control Register M apping C ontrol Word 10 Left/Right Playback/C apture Data Status W ord 11 Index Readback 12 Indirect M apped Registers 12 Left Input C ontrol Register 13 Right Input C ontrol Register 13 Right Auxiliary #1 Input C ontrol Register 14 Right Auxiliary #2 Input C ontrol Register 15 Ineft Auxiliary #2 Input C ontrol Register 16 Right Auxiliary #2 Input C ontrol Register 17 Right DAC Control Register 18 Right DAC Control Register 19 Left DAC Control Register 10 Data Format Register 11 Interface C onfiguration Register 12 Interface C onfiguration Register 14 Left DAC Control Register 15 Interface C onfiguration Register 16 Invalid Address 17 Serial Data Interface 18 Control Register M apping Summary 20 Daisy-Chained M ultiple C odecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock C onnections and Clock Rates 22 Mode C hange Enable State
ORDERING GUIDE PINOUTS PINOUTS SPIN DESCRIPTIONS 6 AUDIO FUNCTIONAL DESCRIPTION 7 Analog Inputs 7 Analog Mixing 7 Analog-to-Digital Datapath 7 Digital-to-Analog Datapath 7 Digital Mixing 8 Analog Outputs 8 Digital Data Types 8 Power Supplies and Voltage Reference 8 Clocks and Sample Rates 8 CONTROL REGISTERS 9 Control Register Mapping 9 Control Word 10 Left/Right Playback/Capture Data Status Word 11 Index Readback 12 Indirect Mapped Registers 12 Left Input Control Register 13 Right Input Control Register 13 Right Auxiliary #1 Input Control Register 13 Right Auxiliary #2 Input Control Register 14 Right DAC Control Register 15 Interface Configuration Register 16 Invalid Address 16 M iscellaneous Information Register 17 Digital M ix Control Register 17 Digital M ix Control Register 17 Invalid Address 17 Serial Data Interface 18 Control Register Mapping Summary 20 Daisy-Chained Multiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates
PIN OUTS
PIN DESCRIPTIONS 6 AUDIO FUNCTIONAL DESCRIPTION 7 Analog Inputs 7 Analog Mixing 7 Analog-to-Digital Datapath 7 Digital-to-Analog Datapath 7 Digital Mixing 8 Analog Outputs 8 Digital Data Types 8 Power Supplies and Voltage Reference 8 Clocks and Sample Rates 8 CONTROL REGISTERS 9 Control Register Mapping 9 Control Nord 10 Left/Right Playback/Capture Data 10 Status Word 11 Index Readback 12 Indirect Mapped Registers 12 Left Input Control Register 13 Right Input Control Register 13 Right Auxiliary #1 Input Control Register 13 Right Auxiliary #2 Input Control Register 14 Right Auxiliary #2 Input Control Register 14 Right DAC Control Register 15 Interface Configuration Register 16 Invalid Address 16 Miscellaneous Information Register 17 Digital Mix Control Register 17 Digital Mix Control Register 17 Invalid Address 17 Serial Data Interface 18 Control Register Mapping Summary 20 Daisy-Chained Multiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates 21
AUDIO FUNCTIONAL DESCRIPTION Analog Inputs Analog Inputs Analog Mixing Analog-to-Digital Datapath Digital-to-Analog Datapath TDigital Mixing Analog Outputs Bigital Data Types Bower Supplies and Voltage Reference Clocks and Sample Rates BCONTROL REGISTERS Control Register Mapping Control Word Left/Right Playback/Capture Data Index Readback Indirect Mapped Registers Left Input Control Register Left Auxiliary #1 Input Control Register Right Auxiliary #2 Input Control Register Auxiliary #2 Input Control Register Left DAC Control Register Left DAC Control Register Left DAC Control Register Left DAC Control Register Left Data Format Register Left Nate Format Register Left Data Data Interface Lontrol Register Mapping Summary Daisy-Chained Multiple Codecs Lock Control Register Mapping Summary Daisy-Chained Multiple Codecs Lock Connections and Clock Rates
Analog Inputs 7 Analog Mixing 7 Analog-to-Digital Datapath 7 Digital-to-Analog Datapath 7 Digital Mixing 8 Analog Outputs 8 Digital Data Types 8 Power Supplies and Voltage Reference 8 Clocks and Sample Rates 8 CONTROL REGISTERS 9 Control Register Mapping 9 Control Word 10 Left/Right Playback/Capture Data 10 Status Word 11 Index Readback 12 Indirect Mapped Registers 12 Left Input Control Register 13 Right Input Control Register 13 Right Auxiliary #1 Input Control Register 13 Right Auxiliary #2 Input Control Register 14 Left DAC Control Register 14 Left DAC Control Register 14 Right DAC Control Register 14 Right DAC Control Register 14 Data Format Register 15 Interface Configuration Register 16 Pin Control Register 16 Invalid Address 16 Miscellaneous Information Register 17 Digital Mix Control Register 17 Serial Data Interface 18 Control Register Mapping Summary 20 Daisy-Chained Multiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates 21
Analog Mixing 7 Analog-to-Digital Datapath 7 Digital-to-Analog Datapath 7 Digital Mixing 8 Analog Outputs 8 Digital Data T ypes 8 Power Supplies and Voltage Reference 8 Clocks and Sample Rates 8 CONTROL REGISTERS 9 Control Register Mapping 9 Control Word 10 Left/Right Playback/Capture Data 10 Status Word 11 Index Readback 12 Indirect Mapped Registers 12 Left Input Control Register 13 Right Input Control Register 13 Right Auxiliary #1 Input Control Register 13 Left Auxiliary #2 Input Control Register 13 Left Auxiliary #2 Input Control Register 14 Left DAC Control Register 14 Right DAC Control Register 14 Right DAC Control Register 14 Right DAC Control Register 15 Interface Configuration Register 16 Pin Control Register 16 Pin Control Register 16 Invalid Address 16 Miscellaneous Information Register 17 Digital Mix Control Register 17 Serial Data Interface 18 Control Register Mapping Summary 20 Daisy-Chained Multiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates 21
Analog-to-Digital Datapath 7 Digital-to-Analog Datapath 7 Digital Mixing 8 Analog Outputs 8 Digital Data Types 8 Power Supplies and Voltage Reference 8 Clocks and Sample Rates 8 CONTROL REGISTERS 9 Control Register Mapping 9 Control Word 10 Left/Right Playback/Capture Data 10 Status Word 11 Index Readback 12 Indirect Mapped Registers 12 Left Input Control Register 13 Right Input Control Register 13 Right Auxiliary #1 Input Control Register 13 Right Auxiliary #1 Input Control Register 13 Left Auxiliary #2 Input Control Register 14 Right DAC Control Register 15 Interface Configuration Register 16 Invalid Address 16 M iscellaneous Information Register 17 Digital M ix Control Register 17 Invalid Address 16 M iscellaneous Information Register 17 Digital M ix Control Register 17 Invalid Address 16 Control Register Mapping Summary 20 Daisy-Chained Multiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates 21
Digital-to-Analog Datapath 7 Digital Mixing 8 Analog Outputs 8 Digital Data Types 8 Power Supplies and Voltage Reference 8 Clocks and Sample Rates 8 CONTROL REGISTERS 9 Control Register Mapping 9 Control Word 10 Left/Right Playback/Capture Data 10 Status Word 11 Index Readback 12 Indirect Mapped Registers 12 Left Input Control Register 13 Right Input Control Register 13 Right Input Control Register 13 Left Auxiliary #1 Input Control Register 13 Left Auxiliary #2 Input Control Register 13 Left Auxiliary #2 Input Control Register 14 Right Auxiliary #2 Input Control Register 14 Right DAC Control Register 14 Right DAC Control Register 14 Data Format Register 14 Data Format Register 15 Interface Configuration Register 16 Pin Control Register 16 Miscellaneous Information Register 17 Digital Mix Control Register 17 Serial Data Interface 18 Control Register Mapping Summary 20 Daisy-Chained Multiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates 21
Digital Mixing 8 Analog Outputs 8 Digital Data Types 8 Power Supplies and Voltage Reference 8 Clocks and Sample Rates 8 CONTROL REGISTERS 9 Control Register Mapping 9 Control Word 10 Left/Right Playback/Capture Data 10 Status Word 11 Index Readback 12 Indirect Mapped Registers 12 Left Input Control Register 13 Right Input Control Register 13 Right Input Control Register 13 Left Auxiliary #1 Input Control Register 13 Left Auxiliary #2 Input Control Register 13 Left Auxiliary #2 Input Control Register 14 Right Auxiliary #2 Input Control Register 14 Right DAC Control Register 14 Left DAC Control Register 14 Data Format Register 15 Interface Configuration Register 16 Pin Control Register 16 Miscellaneous Information Register 17 Digital Mix Control Register 17 Digital Mix Control Register 17 Digital Mix Control Register 17 Invalid Address 17 Serial Data Interface 18 Control Register Mapping Summary 20 Daisy-Chained Multiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates 21
Analog Outputs 8 Digital Data Types 8 Power Supplies and Voltage Reference 8 Clocks and Sample Rates 8 CONTROL REGISTERS 9 Control Register Mapping 9 Control Word 10 Left/Right Playback/Capture Data 10 Status Word 11 Index Readback 12 Indirect Mapped Registers 12 Left Input Control Register 13 Right Input Control Register 13 Right Input Control Register 13 Left Auxiliary #1 Input Control Register 13 Right Auxiliary #2 Input Control Register 13 Left DAC Control Register 14 Right DAC Control Register 14 Right DAC Control Register 14 Data Format Register 14 Data Format Register 15 Interface Configuration Register 16 Invalid Address 16 M iscellaneous Information Register 17 Digital M ix Control Register 17 Invalid Address 17 Serial Data Interface 18 Control Register Mapping Summary 20 Daisy-Chained Multiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates 21
Digital Data Types 8 Power Supplies and Voltage Reference 8 Clocks and Sample Rates 8 CONTROL REGISTERS 9 Control Register Mapping 9 Control Word 10 Left/Right Playback/Capture Data 10 Status Word 11 Index Readback 12 Indirect Mapped Registers 12 Left Input Control Register 13 Right Input Control Register 13 Right Auxiliary #1 Input Control Register 13 Left Auxiliary #1 Input Control Register 13 Left Auxiliary #2 Input Control Register 14 Right Auxiliary #2 Input Control Register 14 Right DAC Control Register 14 Right DAC Control Register 14 Data Format Register 14 Data Format Register 15 Interface Configuration Register 16 Pin Control Register 16 Invalid Address 16 M iscellaneous Information Register 17 Digital M ix Control Register 17 Invalid Address 17 Serial Data Interface 18 Control Register Mapping Summary 20 Daisy-Chained Multiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates 21
Power Supplies and Voltage Reference 8 Clocks and Sample Rates 8 CONTROL REGISTERS 9 Control Register Mapping 9 Control Word 10 Left/Right Playback/Capture Data 10 Status Word 11 Index Readback 12 Indirect Mapped Registers 12 Left Input Control Register 13 Right Input Control Register 13 Right Auxiliary #1 Input Control Register 13 Left Auxiliary #1 Input Control Register 13 Left Auxiliary #2 Input Control Register 14 Right Auxiliary #2 Input Control Register 14 Right Auxiliary #2 Input Control Register 14 Right DAC Control Register 14 Right DAC Control Register 14 Data Format Register 14 Data Format Register 15 Interface Configuration Register 16 Pin Control Register 16 Miscellaneous Information Register 16 Miscellaneous Information Register 17 Digital Mix Control Register 17 Digital Mix Control Register 17 Invalid Address 17 Serial Data Interface 18 Control Register Mapping Summary 20 Daisy-Chained Multiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates 21
Clocks and Sample Rates 8 CONTROL REGISTERS 9 Control Register Mapping 9 Control Word 10 Left/Right Playback/Capture Data 10 Status Word 11 Index Readback 12 Indirect Mapped Registers 12 Left Input Control Register 13 Right Input Control Register 13 Left Auxiliary #1 Input Control Register 13 Left Auxiliary #1 Input Control Register 13 Left Auxiliary #2 Input Control Register 14 Right Auxiliary #2 Input Control Register 14 Right Auxiliary #2 Input Control Register 14 Left DAC Control Register 14 Right DAC Control Register 14 Data Format Register 14 Data Format Register 15 Interface Configuration Register 16 Pin Control Register 16 Miscellaneous Information Register 16 Invalid Address 16 Miscellaneous Information Register 17 Digital Mix Control Register 17 Invalid Address 17 Serial Data Interface 18 Control Register Mapping Summary 20 Daisy-Chained Multiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates 21
CONTROL REGISTERS 9 Control Register Mapping 9 Control Word 10 Left/Right Playback/Capture Data 10 Status Word 11 Index Readback 12 Indirect Mapped Registers 12 Left Input Control Register 13 Right Input Control Register 13 Left Auxiliary #1 Input Control Register 13 Left Auxiliary #1 Input Control Register 13 Left Auxiliary #2 Input Control Register 14 Right Auxiliary #2 Input Control Register 14 Right Auxiliary #2 Input Control Register 14 Right DAC Control Register 14 Left DAC Control Register 14 Data Format Register 14 Data Format Register 15 Interface Configuration Register 16 Pin Control Register 16 Pin Control Register 16 Invalid Address 16 Miscellaneous Information Register 17 Digital Mix Control Register 17 Invalid Address 17 Serial Data Interface 18 Control Register Mapping Summary 20 Daisy-Chained Multiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates 21
Control Register Mapping 9 Control Word 10 Left/Right Playback/Capture Data 10 Status Word 11 Index Readback 12 Indirect Mapped Registers 12 Left Input Control Register 13 Right Input Control Register 13 Right Input Control Register 13 Left Auxiliary #1 Input Control Register 13 Left Auxiliary #1 Input Control Register 13 Left Auxiliary #2 Input Control Register 14 Right Auxiliary #2 Input Control Register 14 Right Auxiliary #2 Input Control Register 14 Left DAC Control Register 14 Right DAC Control Register 14 Data Format Register 14 Data Format Register 15 Interface Configuration Register 16 Pin Control Register 16 Pin Control Register 16 Invalid Address 16 Miscellaneous Information Register 17 Digital Mix Control Register 17 Digital Mix Control Register 17 Invalid Address 17 Serial Data Interface 18 Control Register Mapping Summary 20 Daisy-Chained Multiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates 21
Control Word 10 Left/Right Playback/Capture Data 10 Status Word 11 Index Readback 12 Indirect Mapped Registers 12 Left Input Control Register 13 Right Input Control Register 13 Left Auxiliary #1 Input Control Register 13 Right Auxiliary #1 Input Control Register 13 Left Auxiliary #1 Input Control Register 13 Left Auxiliary #2 Input Control Register 14 Right Auxiliary #2 Input Control Register 14 Right DAC Control Register 14 Right DAC Control Register 14 Data Format Register 15 Interface Configuration Register 15 Interface Configuration Register 16 Pin Control Register 16 Invalid Address 16 Miscellaneous Information Register 17 Digital Mix Control Register 17 Serial Data Interface 17 Serial Data Interface 18 Control Register Mapping Summary 20 Daisy-Chained Multiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates 21
Left/Right Playback/C apture D ata 10 Status W ord 11 Index Readback 12 Indirect M apped R egisters 12 Left Input C ontrol Register 13 Right Input C ontrol Register 13 Left Auxiliary #1 Input C ontrol Register 13 Right Auxiliary #1 Input C ontrol Register 13 Left Auxiliary #1 Input C ontrol Register 13 Left Auxiliary #2 Input C ontrol Register 14 Right Auxiliary #2 Input C ontrol Register 14 Right DAC C ontrol Register 14 Right DAC C ontrol Register 14 Data Format Register 15 Interface C onfiguration Register 15 Interface C onfiguration Register 16 Pin C ontrol Register 16 Invalid Address 16 M iscellaneous Information Register 17 Digital M ix C ontrol Register 17 Invalid Address 17 Serial D ata Interface 17 Serial D ata Interface 18 C ontrol Register M apping Summary 20 D aisy-C hained M ultiple C odecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power D own 21 Clock C onnections and Clock Rates 21
Status Word11Index Readback12Indirect M apped R egisters12L eft Input C ontrol Register13Right Input C ontrol Register13L eft Auxiliary #1 Input C ontrol Register13Right Auxiliary #1 Input C ontrol Register13L eft Auxiliary #2 Input C ontrol Register14Right Auxiliary #2 Input C ontrol Register14L eft D AC C ontrol Register14Right D AC C ontrol Register14D ata F ormat Register15Interface C onfiguration Register16Pin C ontrol Register16Invalid Address16M iscellaneous Information Register17D igital M ix C ontrol Register17Invalid Address17Serial D ata Interface18C ontrol Register M apping Summary20D aisy-C hained M ultiple C odecs20INIT IAL IZAT ION AND PROCEDURES21Reset and Power Down21Clock Connections and Clock Rates21
Index Readback12Indirect M apped R egisters12L eft Input C ontrol Register13Right Input C ontrol Register13L eft Auxiliary #1 Input C ontrol Register13Right Auxiliary #1 Input C ontrol Register13L eft Auxiliary #2 Input C ontrol Register14Right Auxiliary #2 Input C ontrol Register14L eft D A C Control Register14Right D A C Control Register14D ata F ormat Register15Interface C onfiguration Register16Pin C ontrol Register16Invalid Address16M iscellaneous Information Register17D igital M ix C ontrol Register17Invalid Address17Serial D ata Interface18C ontrol Register M apping Summary20D aisy-C hained M ultiple C odecs20INITIALIZATION AND PROCEDURES21Reset and Power Down21Clock Connections and Clock Rates21
Indirect M apped Registers12Left Input C ontrol Register13Right Input C ontrol Register13Left Auxiliary #1 Input C ontrol Register13Right Auxiliary #1 Input C ontrol Register13Left Auxiliary #2 Input C ontrol Register14Right Auxiliary #2 Input C ontrol Register14Left DAC Control Register14Right DAC Control Register14Data Format Register15Interface C onfiguration Register16Pin C ontrol Register16Invalid Address16M iscellaneous Information Register17Digital M ix C ontrol Register17Invalid Address17Serial Data Interface18C ontrol Register M apping Summary20Daisy-C hained M ultiple C odecs20INITIALIZATION AND PROCEDURES21Reset and Power Down21Clock Connections and Clock Rates21
Left Input Control Register 13 Right Input Control Register 13 Left Auxiliary #1 Input Control Register 13 Right Auxiliary #1 Input Control Register 13 Left Auxiliary #2 Input Control Register 14 Right Auxiliary #2 Input Control Register 14 Right Auxiliary #2 Input Control Register 14 Left DAC Control Register 14 Right DAC Control Register 14 Data Format Register 15 Interface Configuration Register 15 Interface Configuration Register 16 Pin Control Register 16 Invalid Address 16 M iscellaneous Information Register 17 Digital M ix Control Register 17 Invalid Address 17 Serial Data Interface 17 Serial Data Interface 18 Control Register M apping Summary 20 Daisy-Chained M ultiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates 21
Right Input Control Register13Left Auxiliary #1 Input Control Register13Right Auxiliary #1 Input Control Register13Left Auxiliary #2 Input Control Register14Right Auxiliary #2 Input Control Register14Left DAC Control Register14Left DAC Control Register14Data Format Register15Interface Configuration Register16Pin Control Register16Invalid Address16M iscellaneous Information Register17Digital Mix Control Register17Invalid Address17Serial Data Interface18Control Register Mapping Summary20Daisy-Chained Multiple Codecs20INITIALIZATION AND PROCEDURES21Reset and Power Down21Clock Connections and Clock Rates21
L eft Auxiliary #1 Input Control Register 13 Right Auxiliary #1 Input Control Register 13 L eft Auxiliary #2 Input Control Register 14 Right Auxiliary #2 Input Control Register 14 L eft D A C Control Register 14 Right D A C Control Register 14 D ata Format Register 15 Interface Configuration Register 16 Pin Control Register 16 Invalid Address 16 M iscellaneous Information Register 17 D igital M ix Control Register 17 Invalid Address 17 Serial D ata Interface 18 C ontrol Register M apping Summary 20 D aisy-C hained M ultiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates 21
Right Auxiliary #1 Input Control Register 13 Left Auxiliary #2 Input Control Register 14 Right Auxiliary #2 Input Control Register 14 Left DAC Control Register 14 Right DAC Control Register 14 Data Format Register 15 Interface Configuration Register 16 Pin Control Register 16 Invalid Address 16 M iscellaneous Information Register 17 Digital M ix Control Register 17 Invalid Address 17 Serial Data Interface 18 Control Register M apping Summary 20 Daisy-Chained M ultiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates 21
L eft Auxiliary #2 Input Control Register Right Auxiliary #2 Input Control Register 14 Left DAC Control Register 14 Right DAC Control Register 15 Interface Configuration Register 16 Pin Control Register 16 Invalid Address 16 M iscellaneous Information Register 17 Digital M ix Control Register 17 Invalid Address 17 Serial Data Interface 18 Control Register M apping Summary 20 Daisy-Chained M ultiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates
Right Auxiliary #2 Input Control Register 14 Left DAC Control Register 14 Right DAC Control Register 14 Data Format Register 15 Interface Configuration Register 16 Pin Control Register 16 Invalid Address 16 Invalid Address 16 Miscellaneous Information Register 17 Digital Mix Control Register 17 Invalid Address 17 Serial Data Interface 17 Serial Data Interface 18 Control Register Mapping Summary 20 Daisy-Chained Multiple Codecs 20 INITIALIZATION AND PROCEDURES 21 Reset and Power Down 21 Clock Connections and Clock Rates 21
Left DAC Control Register
Right DAC Control Register14Data Format Register15Interface Configuration Register16Pin Control Register16Invalid Address16M iscellaneous Information Register17Digital M ix Control Register17Invalid Address17Serial Data Interface18Control Register M apping Summary20Daisy-Chained M ultiple Codecs20INITIALIZATION AND PROCEDURES21Reset and Power Down21Clock Connections and Clock Rates21
Data Format Register15Interface Configuration Register16Pin Control Register16Invalid Address16M iscellaneous Information Register17Digital Mix Control Register17Invalid Address17Serial Data Interface18Control Register Mapping Summary20Daisy-Chained Multiple Codecs20INITIALIZATION AND PROCEDURES21Reset and Power Down21Clock Connections and Clock Rates21
Interface Configuration Register16Pin Control Register16Invalid Address16M iscellaneous Information Register17Digital M ix Control Register17Invalid Address17Serial Data Interface18Control Register M apping Summary20Daisy-Chained M ultiple Codecs20INITIALIZATION AND PROCEDURES21Reset and Power Down21Clock Connections and Clock Rates21
Pin Control Register16Invalid Address16M iscellaneous Information Register17D igital M ix Control Register17Invalid Address17Serial Data Interface18Control Register Mapping Summary20Daisy-Chained Multiple Codecs20INITIALIZATION AND PROCEDURES21Reset and Power Down21Clock Connections and Clock Rates21
Invalid Address16M iscellaneous Information Register17D igital M ix C ontrol Register17Invalid Address17Serial D ata Interface18C ontrol Register M apping Summary20D aisy-C hained M ultiple C odecs20INITIALIZATION AND PROCEDURES21Reset and Power Down21C lock Connections and Clock Rates21
M iscellaneous Information Register17D igital M ix C ontrol Register17Invalid Address17Serial D ata Interface18C ontrol Register M apping Summary20D aisy-C hained M ultiple Codecs20INITIALIZATION AND PROCEDURES21Reset and Power Down21Clock Connections and Clock Rates21
Digital Mix Control Register17Invalid Address17Serial Data Interface18Control Register Mapping Summary20Daisy-Chained Multiple Codecs20INITIALIZATION AND PROCEDURES21Reset and Power Down21Clock Connections and Clock Rates21
Invalid Address17Serial D ata Interface18C ontrol Register M apping Summary20D aisy-Chained M ultiple Codecs20INITIALIZATION AND PROCEDURES21Reset and Power Down21Clock Connections and Clock Rates21
Serial D ata Interface18C ontrol Register M apping Summary20D aisy-C hained M ultiple C odecs20INITIALIZATION AND PROCEDURES21Reset and Power D own21C lock C onnections and C lock Rates21
Control Register M apping Summary
Daisy-Chained Multiple Codecs
INITIALIZATION AND PROCEDURES
Reset and Power Down
Clock Connections and Clock Rates 21
Digital Mix
Autocalibration
C hanging Sample Rates
DATA FORMAT DEFINITIONS
16-Bit Signed Format
8-Bit Unsigned Format
8-Bit Companded Formats
APPLICATIONS CIRCUITS
FREQUENCY RESPONSE PLOTS
TIMING DIAGRAMS
OUTLINE DIMENSIONS

All brand or product names mentioned are trademarks or registered trademarks of their respective holders.